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This study explores optimizat ion of resistance load (R·Load) of four silicon nanowire transistor (SiNWT}based 
stat ic random-access memory (SRAM) cell. Noise margiins and inflection voltage of butterfly charact•eristics with 
stat ic power consumption of SRAM cell are used as limi t ing factors in this optimization. Range of R-Load used in 
t his study was 20- 1000 K.Owith V dd = 1 V. Results indicate that optimization depends crit ically on resistance load 
value. The o ptimized range of R·Load is 100- 200 K.O. 
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